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METHOD FOR MANUFACTURING A 
CARBON NANOTUBE FIELD EMISSION 
DEVICE WITH OVERHANGING GATE 
PRIORITY CLAIM 
This application is a continuation of U.S. patent applica-
tion Ser. No. 12/140,564 filed Jun. 17, 2008, which claims the 
benefit of U.S. Provisional Application No. 60/936,049, filed 
18 Jun. 2007; and U.S. Provisional Application No. 61/008, 
034, filed 18 Dec. 2007. 
GOVERNMENT INTEREST 
The invention claimed herein was made in the performance 
of work under a NASA contract, and is subject to the provi-
sions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
FIELD 
The present invention relates to electronic devices and 
fabrication technology, and more particularly to field emis-
sion devices with carbon nanotubes. 
BACKGROUND 
Field emission devices (cathodes) serve as a source of 
electrons, and are of use in various scientific and medical 
fields. Such applications may include sterilization systems, 
gas ionization systems (e.g., mass spectrometry), klystrons, 
flat-panel displays, cathode ray tubes, scanning electron 
microscopes, transmission electron microscopes, and energy 
dispersive x-ray analysis, to name a few. As another example, 
by radiating a target with an accelerated electron beam, field 
emission devices may be used as a source of x-rays. In many 
applications, it is desirable that field emission devices provide 
a relatively high electron flux with relatively low power con-
sumption, are stable with a long life, and which may be 
efficiently manufactured. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 illustrates a field emission device according to an 
embodiment. 
FIG. 2 illustrates a slice of the embodiment of FIG. 1. 
FIG. 3 illustrates a process to fabricate a field emission 
device according to the embodiment of FIG. 1. 
FIG. 4 illustrates a field emission device according to 
another embodiment. 
FIG. 5 illustrates a process to fabricate a field emission 
device according to the embodiment of FIG. 4. 
FIG. 6 illustrates a process to fabricate a field emission 
device according to another embodiment. 
FIG. 7 illustrates a process to fabricate a field emission 
device according to another embodiment. 
FIG. 8 illustrates a process to fabricate a field emission 
device according to another embodiment. 
FIG. 9 illustrates a glass-blowing process according to an 
embodiment. 
DESCRIPTION OF EMBODIMENTS 
In the description that follows, the scope of the term "some 
embodiments" is not to be so limited as to mean more than 
one embodiment, but rather, the scope may include one 
embodiment, more than one embodiment, or perhaps all 
embodiments. 
FIG. 1 provides a simplified perspective view of a field 
5 emission device (field emitter) according to an embodiment. 
An array of carbon nanotubes 102 is formed on silicon sub-
strate 104. Silicon wafer 106 also comprises two buried insu-
lator layers, labeled 108 and 110, and two silicon device 
layers, labeled 112 and 114. For some embodiments, insula- 
lo for layers 108 and 110 may be silicon dioxide. Other elec-
tronic devices may be integrated on silicon layers 112 and 
114. Silicon layer 114 forms the gate (anode) for the carbon 
nanotube field emission device embodiment of FIG. 1. At the 
15 entrance (or top) to the hole in FIG. 1, a portion of layer 114 
partially hangs over the bottom of the hole, thereby forming 
the gate. This will be made clear with respect to the other 
drawings. 
For some embodiments, the gate diameter (the diameter of 
20 the hole at layer 114) is in the neighborhood of 25 microns, 
the depth of buried insulator layer 108 is in the neighborhood 
of 0.5 microns, the depth of buried insulator layer 110 is in the 
neighborhood of 1 microns, the depth of silicon device layer 
112 is in the neighborhood of 9 microns, and the depth of 
25 silicon device layer 114 is in the neighborhood of 2 microns. 
Although not shown in FIG. 1, silicon device layer 112 may 
be covered with a silicon dioxide layer having a depth in the 
neighborhood of 0.2 microns. Carbon nanotubes labeled 102 
in FIG. 1 may actually each comprise a bundle of carbon 
3o nanotubes, where for some embodiments, the diameter of a 
carbon nanotube bundle is in the neighborhood of 2 microns, 
and the typical spacing between carbon nanotube bundles is 
in the neighborhood of 5 microns. The separation between the 
gate and the nearest carbon nanotube bundles may be in the 
35 neighborhood of 1, 2, 4, or 8 microns, for example. 
Although it is difficult to see from the perspective of FIG. 
1(but shown in the perspective of FIG. 2), there is an undercut 
so that the gate as defined by the hole at layer 114 hangs over 
that part of silicon layer 112. forming a sidewall of the hole. 
4o For some embodiments, this undercut may be on the order of 
10 microns. This undercut will be made clearer when consid-
ering the other drawings. 
These dimensions cited above are provided only as an 
example of an embodiment, where other embodiments may 
45 have different sized layers, gates, undercuts, and carbon 
nanotube intra bundle spacing and size. 
In practice, wafer 106 is much larger than the hole illus-
trated in FIG. 1, but the rectangular section of wafer 106 
illustrated in FIG. 1 is used to provide a perspective illustra- 
50 tion of silicon substrate 104, buried insulator layers 108 and 
110, and silicon device layers 112 and 114. Imagining that the 
surface of layer 114 in FIG. 1 is substantially a plane, the 
perspective illustrated in FIG.1 is from a direction that forms 
an oblique angle to this plane, so that the hole formed in wafer 
55 106 appears oval even though it may be circular in some 
embodiments. A slice through the embodiment of FIG. 1, 
taken perpendicular to this plane, and taken along a diameter 
of the hole in wafer 106, yields the perspective provided in 
FIG. 2. As with respect to FIG. 1, the perspective provided in 
6o FIG. 2 is simplified to illustrate an embodiment, where vari-
ous components of the embodiment are not illustrated to 
scale. The perspective in FIG. 2 shows silicon substrate layer 
104, buried insulator layer 108, silicon device layer 112, 
buried insulator layer 110, and silicon device layer 114. Also 
65 shown are carbon nanotubes 102. The array of carbon nano-
tubes may not necessarily be a regularly-spaced array. In 
practice, carbon nanotubes 102 may vary in height within a 
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particular embodiment, and well in general not be linear 
cylinders as shown in the simplified illustration of FIGS. 1 
and 2. 
FIG. 3 illustrates a process to fabricate a carbon nanotube 
field emission device according to an embodiment, where 5 
various steps in the process are numerically labeled from 1 
through 14. Each process is represented by a simplified plan 
view of a slice through wafer 106, where the slice is perpen-
dicular to the plane defined by silicon device layer 114 of FIG. 
1. Step 1 in FIG. 3 is not actually a process step, but illustrates i0 
wafer 106 before the process steps illustrated in FIG. 3 are 
performed. As a point of reference, silicon substrate layer 
104, buried insulator layers 108 and 110, and silicon device 
layers 108 and 114 are labeled in step 1, but for ease of 15 
illustration these numeric labels are only sometimes repeated 
in the other process steps illustrated in FIG. 3. 
In step 2, photoresist layer 302 has been formed and pat-
terned on silicon device layer 114 by well-known litho-
graphic techniques. Silicon layer 114 is etched by deep reac- 20 
tive ion etching (DRIE), andphotoresist layer 302 is removed, 
resulting in step 3. In step 4, buried insulator layer 110 has 
been etched by a hydrofluoric (IV) acid solution. The wafer is 
then thermally oxidized to passivate all exposed silicon sur-
faces with silicon dioxide layer 303, including the exposed 25 
sidewalls, as indicated in step 5. 
As illustrated in step 6, photoresist layer 304 has been 
applied and patterned by well-known lithographic tech-
niques, and a hole is opened into thermal silicon dioxide layer 
303 by reactive ion etching (RIE) as shown in step 7. Silicon 30 
device layer 112 is then etched by DRIE as illustrated in step 
8. The wafer is then etched with xenon difluoride (XeF 2), as 
illustrated in step 9. XeF 2 reacts only with exposed silicon and 
does not damage other materials such as photoresist and S'0 2 . 
As shown in step 9, the silicon etch front propagates laterally. 35 
A portion of buried insulator layer 108 is removed by RIE as 
shown in step 10. As shown in step 11, photo resist layer 304 
is removed and the thermal silicon dioxide layer grown in step 
5 is removed by HE 
As indicated in step 12, photo resist layer 305 is applied, 40 
and patterned at the bottom of the hole on silicon substrate 
104 as shown. This pattern allows a catalyst dot array pattern 
306 to be applied to the bottom of the hole on silicon substrate 
104 as shown in step 13, where photoresist layer 305 has been 
removed. For some embodiments, the catalyst may be iron 45 
(Fe), with a thickness of 25 Angstroms. Under the Fe, there is 
a 30 Angstrom thick Aluminum oxide layer that serves as a 
diffusion barrier. Both Fe and Si inter-diffuse at the elevated 
temperature used for carbon nanotube growth. Carbon nano-
tubes 102 are then grown on the catalyst dot array 306 as 50 
shown in step 14. 
Some embodiments may use drain holes formed near the 
gate electrodes (the portion of silicon device layer 114 that 
overhangs sidewall silicon device layer 112 at the top of the 
etched hole) to allow excess photoresist at the bottom of the 55 
hole to be spun out by centrifugal force. An embodiment is 
illustrated in FIG. 4. For ease of illustration, not all layers in 
wafer 106 are shown in FIG. 4. Four drain holes are illustrated 
in FIG. 4, pointed to by arrows labeled 401. The perspective 
of FIG. 4 is oblique to the plane defined by silicon device 114 60 
(see FIG. 1), but the planes so defined are shown in FIG. 4 as 
slightly tilted to reveal some of the structure. Holes 401 show 
three steps leading from silicon device layer 112 to the top of 
silicon device layer 114. Two of the steps are labeled 112A 
and 112B, which may comprise silicon device layer 112. In 65 
some of the holes, it is difficult to show buried insulator layer 
110 and top silicon device layer 114. 
FIG. 5 illustrates a sequence of processing steps for an 
embodiment which includes holes 401. The slice taken to 
provide the plan view of FIG. 5 is such that it cuts the hole 
along its diameter, and also includes two holes 401. The 
process steps illustrated in FIG. 5 are very similar to that of 
FIG. 3, and not all of the details need be repeated. However, 
step 7 in FIG. 5 includes an XeF 2 isotropic Si etch, and holes 
401 are eventually formed as indicated in step 10 of FIG. 5. In 
step 11 of FIG. 5, the wafer is spun so that excess photoresist 
may be spun out through holes 401. 
FIG. 6 represents a process according to another embodi-
ment, with steps very similar to that of FIG. 5, except that in 
step 10 of FIG. 6 the thermally grown silicon dioxide layer in 
step 5 is left on the gate electrode. This may help mitigate 
accidental shorting between the carbon nanotubes and the 
gate electrode if the carbon nanotubes were to droop. 
When photoresist material is applied to the bottom of the 
hole, as in step 12 of FIG. 3, it may be confined due to the 
overhanging gate. During spin-coating, the centrifugal force 
may not be sufficient to cause excess photoresist material to 
flow out from the hole because some of the photoresist maybe 
trapped under the gate overhang. This may result in the pho-
toresist in the hole becoming too thick for lithographical 
pattern transfer. However, FIG. 7 illustrates a process to 
manufacture a field emission carbon nanotube device in 
which step 12. in FIG. 3 has been modified. In step 1 of FIG. 
7, photoresist material 702 of relatively high viscosity is 
applied to the wafer, where arrow 704 pictorially represents 
this high viscosity photoresist material flowing across the 
hole opening so as to form a bridge across the opening. In step 
2 of FIG. 7, the wafer is spun so that the high viscosity 
photoresist material forms into a membrane of relatively uni-
form thickness. Photoresist membrane 706 is then patterned 
to provide openings so that catalyst material may be applied 
through these openings to fall to the bottom of the hole and 
form an array of catalyst dots. In this way, the embodiment of 
FIG. 7 avoids problems associated with applying photoresist 
material to the bottom of the hole. (During the following 
soft-bake of the photoresist, the trapped air undergoes a volu-
metric expansion due to the applied heat, and the photoresist 
membrane solidifies with a slight upward bulge of roughly 5 
to 10 microns in size.) 
A particular photoresist material that may be used is known 
as AZ4330RS, a product of Clariant Corporation, AZ Elec-
tronic Materials, with U.S. headquarters in Somerville, N.J. 
FIG. 8 illustrates an embodiment in which, after the field 
emission carbon nanotube device has been fabricated accord-
ing to a previously described embodiment, sol-gel material is 
applied to bridge across the hole opening and the wafer is 
spin-coated. In step 1 of FIG. 8, sol-gel material 802 is dried 
and cured to form a solid and gas permeable membrane. 
Arrows 804 pictorially illustrate gas that is pumped out 
through gas permeable membrane 802. Hermetic layer 806 is 
deposited by chemical vapor deposition (CVD) or physical 
vapor deposition (PVD) to hermetically seal the device. The 
cavity is thereby hermetically sealed under a relatively high 
vacuum, so that the resulting device may have applications in 
vacuum electronic devices. An array of such cavities may be 
fabricated on a wafer substrate to provide a complex circuit of 
vacuum electronic components, where for some embodi-
ments neighboring cavities may be connected together by 
subsurface tunnels made by lateral recess etching. 
FIG. 9 illustrates an embodiment, which may be described 
as having a micro glass-blowing package. Coated membrane 
902 is applied as described with respect to the embodiment of 
FIG. 8, and is formed into the shape as illustrated in FIG. 9 by 
a pressure difference between the cavity and the outside envi- 
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ronment. For example, a glasslike material may be prepared 
as a sol-gel, and deformed by the expansion of trapped air in 
the cavity. The membrane material is not necessarily limited 
to sol-gel materials, but may also include other materials like 
the epoxy, which will harden after pressure deformation. 
Potential applications may include gas confinement cham-
bers and microscopic glass lenses, to name just a couple. 
Various modifications may be made to the described 
embodiments without departing from the scope of the inven-
tion as claimed below. 
What is claimed is: 
1. A semiconductor process applied to a wafer, the wafer 
comprising a silicon substrate; a first insulator layer on the 
silicon substrate; a first silicon layer on the first insulator 
layer; a second insulator layer on the first silicon layer; and a 
second silicon layer on the second insulator layer; the semi-
conductor process comprising: 
etching through the second silicon layer, through the sec-
ond insulator layer, and through the first silicon layer to 
the first insulator layer to define a hole; 
lateral etching in the first silicon layer to laterally enlarge 
the hole at the first silicon layer; 
etching through the first insulator layer to the substrate, so 
that the hole has a bottom that includes the substrate; 
depositing a removable material on the wafer; and 
forming an array of carbon nanotubes at the bottom of the 
hole on the substrate. 
2. The semiconductor process as set forth in claim 1, where 
the depositing the removable material on the wafer comprises 
depositing the removable material on the substrate at the 
bottom of the hole. 
3. The semiconductor process as set forth in claim 2, where 
forming the array of carbon nanotubes at the bottom of the 
hole on the substrate further comprises: 
patterning the removable material to provide a pattern for a 
catalyst; depositing the catalyst on the substrate at the 
bottom of the hole; and growing the array of carbon 
nanotubes on the catalyst. 
4. The semiconductor process as set forth in claim 3 further 
comprising removing the removable material from the wafer 
6 
after depositing the catalyst on the substrate at the bottom of 
the hole and before growing the array of carbon nanotubes on 
the catalyst. 
5. The semiconductor process as set forth in claim 1, where 
5 depositing the removable material comprises depositing the 
removable material on the wafer so that the removable mate-
rial bridges the opening of the hole. 
6. The semiconductor process as set forth in claim 5, where 
forming the array of carbon nanotubes at the bottom of the 
10 
hole on the substrate further comprises: patterning the remov-
able material to provide a pattern for a catalyst; depositing the 
catalyst on the substrate at the bottom of the hole; and grow-
ing the array of carbon nanotubes on the catalyst. 
7. The semiconductor process as set forth in claim 6, where 
patterning the removable material to provide a pattern for a 
15 catalyst comprises forming a plurality of openings through 
which the catalyst for carbon nanotube formation is adapted 
to be deposited onto the bottom of the hole on the substrate. 
8. The semiconductor process as set forth in claim 6, where 
the catalyst is comprised within a catalyst dot array. 
20 9. The semiconductor process as set forth in claim 1, where 
the removable material is a photoresist material. 
10. The semiconductor process as set forth in claim 1, 
further comprising depositing a second material on the wafer 
after removing the removable material from the wafer. 
25 11. The semiconductor process as set forth in claim 10, 
where the second material comprises sol-gel material or 
micro glass-blowing material. 
12. The semiconductor process as set forth in claim 11, 
where the micro glass-blowing material is a sol-gel or epoxy 
material. 
30 	 13. The semiconductor process as set forth in claim 1, 
where the first and second insulator layers comprise silicon 
dioxide. 
14. The semiconductor process as set forth in claim 1, 
where the second silicon layer forms a gate with respect to at 
35 least one carbon nanotubes in the array of carbon nanotubes at 
the bottom of the hole on the substrate. 
15. The semiconductor process as set forth in claim 1, 
where the hole has a top and a sidewall, the second silicon 
layer forming at least a portion of the sidewall wherein the 
40 second silicon layer at the top of the hole overhangs the 
sidewall. 
